



Intel IA32 Architecture Overview

LISHA/UFSC

`user@lisha.ufsc.br`
`http://www.lisha.ufsc.br/~user`

July 2, 2003




History

- Successor to the 4004 (8008, 8080, 8085)
- Closely connect to the history of IBM PC and MS DOS

Intel Processor	Date of Product Introduction	Performance in MIPs ¹	Max. CPU Frequency at Introduction	No. of Transistors on the Die	Main CPU Register Size ²	Extern. Data Bus Size ²	Max. Extern. Addr. Space	Caches in CPU Package ³
8086	1978	0.8	8 MHz	29 K	16	16	1 MB	None
Intel 286	1982	2.7	12.5 MHz	134 K	16	16	16 MB	Note 3
Intel386™ DX	1985	6.0	20 MHz	275 K	32	32	4 GB	Note 3
Intel486™ DX	1989	20	25 MHz	1.2 M	32	32	4 GB	8KB L1
Pentium®	1993	100	60 MHz	3.1 M	32	64	4 GB	16KB L1
Pentium Pro	1995	440	200 MHz	5.5 M	32	64	64 GB	16KB L1; 256KB or 512KB L2




Pipeline Overview






12-Stage Pipeline






Registers and Memory




*The address space can be flat or segmented.





Registers






Instruction Set

- Many, many instructions
- Plus
 - String operations (MOVS, CMPS, SCANS)
 - Stack frame mounting (ENTER/LEAVE)
 - Table look up (XLAT)
 - I/O operations (16 bits addresses x 8 bits data)
 - Processor identification (CPUID)
 - Test-and-set lock (XCHG, XADD, CMPXCHG)
 - Context switch (TSS)
 - Floating point (IEEE 754)
 - SIMD Integer Unit (MMX)




Protection






Memory Management






Flat Segmentation







Segmentation





Paging





Interrupt Handling

